

Consider an inverter with the following characteristics.

$$V_{TW} = 1V, V_M = 2.5V, V_{NSH} = 1.5V, \text{ and } V_{NSL} = 1.5V$$

A. Draw the voltage transfer curve for this inverter assuming the curve is piecewise linear. Please show all critical voltages on the drawing.
 B. Calculate the noise margins and the noise immunities.

$$V_{TW} = 1V, \quad V_M = 2.5V, \quad V_{NSH} = 1.5V, \quad V_{NSL} = 1.5V$$

a

$$V_{NSH} = V_{OH} - V_M$$

$$V_{OH} = V_{NSH} + V_M = 1.5 + 2.5 = 4V$$

$$V_{OH} = 4V$$

$$V_{NSL} = V_M - V_{OL}$$

$$V_{OL} = V_M - V_{NSL} = 2.5 - 1.5 = 1V$$

$$V_{OL} = 1V$$

$$V_{TW} = V_{IH} - V_{IL}$$

$$V_{IH} - V_{IL} = 1V \quad \textcircled{1}$$

Since the VTC curve is piecewise linear

$$\frac{4 - 2.5}{V_{IL} - 2.5} = \frac{2.5 - 1}{2.5 - V_{IH}}$$

$$\frac{1.5}{V_{IL} - 2.5} = \frac{1.5}{2.5 - V_{IH}}$$



$$V_{IL} - 2.5 = 2.5 - V_{IH}$$

$$V_{IH} + V_{IL} = 5V \quad \textcircled{2}$$

by solving $\textcircled{1} \& \textcircled{2}$

$$V_{IH} = 3V$$

$$V_{IL} = 2V$$



b

$$V_{NMH} = V_{OH} - V_{IH} = 4 - 3 = 1V$$

$$V_{NMH} = 1V$$

$$V_{NML} = V_{IL} - V_{OL} = 2 - 1 = 1V$$

$$V_{NML} = 1V$$

$$V_{LS} = V_{OH} - V_{OL} = 4 - 1 = 3V$$

$$V_{NIH} = \frac{V_{NSH}}{V_{LS}} = \frac{1.5}{3} = 0.5$$

$$V_{NIH} = 0.5$$

$$V_{NIL} = \frac{V_{NSL}}{V_{LS}} = \frac{1.5}{3} = 0.5$$

$$V_{NIL} = 0.5$$

Question 2: [5 Marks]

A. List and explain three uses of diodes.
 B. Design a level shifted AND gate using only diodes and resistors. The gate must conform to the following specifications,

Fan-in = 3, $P(OL) = 50.9mW$, $P(OH) = 17.3mW$, $V_{CC} = 5V$, and $V_{EE} = 5V$

a

* **Varactor Diodes:** These diodes used to utilize The PN Junction capacitance in ICs. For this device the forward diode voltage V_D is negative.




FIGURE 2.4 Varactor Diode (Voltage Dependent Capacitor for $V_D < 0$)

* **Clamping diodes:** Connecting diodes to each input of a gate reduces the input voltage swings (ringing) & therefore protect the gate from physical damage.




FIGURE 2.10 Input Clamping Diodes

* **Level-shifting diodes:** It is used to change the voltage level across particular portions of digital circuits. For example it can be used to level shift the output voltage level. Another use is to ensure that sub-circuits with complementary objectives are not conducting simultaneously.

b

$$\text{Fan-In} = 3 \quad P_{OL} = 50.9 \text{ mW} \quad P_{OH} = 17.3 \text{ mW}$$

$$V_{CC} = 5 \text{ V} \quad V_{EE} = 5 \text{ V}$$

* To design means to find the resistors values

* Since there is no mention of the fan-out then for simplicity we'll assume these specification measured with no loads ($N = 0$)

* Any Input low (V_{IH})

D_L is off & V_{out} is high (V_{OH})

if $V_{IN} = V_{IH} \Rightarrow V_{out} = V_{OH}$

$$V_{OH} = -V_{EE} = -5 \text{ V}$$

$$P_{OL} = P_{CC(OL)} + P_{EE(OL)}$$

$$= I_{CC(OL)} V_{CC} + I_{EE(OL)} V_{EE}$$





$$I_{EE} = 0 \Rightarrow P_{EE(OL)} = 0$$

$$P_{OL} = I_{CC(OL)} V_{CC}$$

$$I_{CC(OL)} = \frac{P_{OL}}{V_{CC}} = \frac{50.9 \text{ mW}}{5} = 10.18 \text{ mA}$$

According to the VTC of level-shifted AND gates

$$V_{IH} = V_{OH} = -5 \text{ V}$$



$$I_{cc(0L)} = \frac{V_{cc} - V_{D(on)} - V_{IH}}{R_H}$$

$$R_H = \frac{5 - 0.7 + 5}{10.18 \text{ m}} = 913.6 \Omega$$

$$R_H = 913.6 \Omega$$

* All input high

$$V_{IN} = V_{IH} \Rightarrow V_{out} = V_{OH}$$

$$P(0H) = P_{cc(0H)} + P_{EE(0H)}$$


$$P(0H) = I_{cc(0H)} V_{cc} + I_{EE(0H)} V_{EE}$$

$$17.3 \text{ m} = I_{cc(0H)} \times 5 + I_{EE(0H)} \times 5$$

$$I_{cc(0H)} + I_{EE(0H)} = \frac{17.3 \text{ m}}{5} = 3.46 \text{ mA}$$

* To find $I_{cc(0H)}$ & $I_{EE(0H)}$ we will use super position theorem


$$I_{cc(0H)} = \frac{V_{cc} - V_{D(on)}}{R_H + R_L} \quad \textcircled{1}$$



$$I_{EE(0H)} = \frac{0 - V_{D(on)} + V_{EE}}{R_H + R_L} \quad \textcircled{2}$$

By Adding \textcircled{1} & \textcircled{2}

$$I_{cc(0H)} + I_{EE(0H)} = \frac{V_{cc} - 2V_{D(on)} + V_{EE}}{R_H + R_L}$$



$$R_H + R_L = \frac{5 - 2(0.7) + 5}{3.46 \text{ m}}$$

$$R_L = \frac{5 - 2(0.7) + 5}{3.46 \text{ m}} - 913.6 = 1.572 \text{ k}\Omega$$

$$R_L = 1.572 \text{ k}\Omega$$

$$R_H = 913.6 \Omega$$

Question 3: [4 Marks]

A. List and compare three different types of integrated resistors.
 B. Draw cross section of oxide isolated pinch resistor.


a

① Diffused Base Resistor

* Using the base diffusion/implant region

$$R_{ab} = \rho_{SB} \frac{L}{W}$$

ρ_{SB} = sheet resistivity



* ρ_{SB} of this region is comparatively large and is useful for large IC resistors.

* Typically $\rho_{SB} = 200 \Omega/\text{square}$.

$$\rho_{SB} = \frac{\rho}{t}$$

t = thickness


② Diffused Emitter Resistor

* Using the emitter N^+ region for the resistor

$$R_{ab} = \rho_{SE} \frac{L}{W}$$

* Typically $\rho_{SE} = 2 \Omega/\text{square}$.

* This resistor used for small valued resistors





③ Pinch Resistor

* It has the largest value of resistance for a fixed length/width ratio of any of the IC resistors. Because the cross section of the pinch resistor has been reduced by N⁺ diffusion

* The reduced cross-section has the effect of increasing the sheet resistivity and hence resistor value

$$R_{ab} = f_{SB} \frac{L}{W}$$


b



Question 4: [6 Marks]

Consider the following NOT gate. Assume $V_{BE}(SAT) = 0.8V$, $V_{CE}(SAT) = 0.2V$, $\sigma = 0.5$, and $\beta_F = 80$. Find the following.

- Draw the voltage transfer curve
- Calculate the maximum fan-out
- Find the average power dissipation with fan out of three



a Output high voltage $\equiv V_{OH}$

when The input is low Q is off

$$V_{out} = 5 \approx V_{OH}$$

$$V_{OH} = 5 \text{ V}$$

Input low voltage $\equiv V_{IL}$

when V_{IN} reach $V_{BE(FA)}$ Q reach the edge of conduction


$$V_{IL} = 10k I_1 + V_{BE(FA)}$$

@ edge of conduction:

$$I_1 = I_2 = \frac{V_{BE(FA)}}{10k} = \frac{0.7}{10k} = 0.07 \text{ mA}$$

$$V_{IL} = 10k \times 0.07 \text{ mA} + 0.7 = 1.4 \text{ V}$$

$$V_{IL} = 1.4 \text{ V}$$



Output low voltage $\equiv V_{OL}$

V_{out} reach the lowest value when Q enters the saturation region

$$V_{OL} = V_{CE(sat)} = 0.2 \text{ V}$$


$$V_{OL} = 0.2 \text{ V}$$

Input high voltage $\equiv V_{IH}$

$$V_{IH} = 10k I_1 + V_{BE(sat)}$$

$$I_1 = I_2 + I_{B(sat)}$$

$$I_{C(sat)} = \beta_f I_{B(sat)}$$



@ edge of saturation $\sigma = 1$

$$I_B(\text{sat}) = \frac{I_C(\text{sat})}{\beta_f}$$

$$I_C(\text{sat}) = \frac{5 - V_{CE}(\text{sat})}{1K} = \frac{5 - 0.2}{1K} = 4.8 \text{ mA}$$


$$I_B(\text{sat}) = \frac{4.8 \text{ mA}}{80} = 0.06 \text{ mA}$$

$$I_2 = \frac{V_{BE}(\text{sat})}{10K} = \frac{0.8}{10K} = 0.08 \text{ mA}$$

$$I_1 = 0.08 \text{ mA} + 0.06 \text{ mA} = 0.14 \text{ mA}$$

$$V_{IH} = 10K \times 0.14 \text{ mA} + 0.8 = 2.2 \text{ V}$$

$$V_{IH} = 2.2 \text{ V}$$



b

$$N_{\max} = \min(N_{\text{high}}, N_{\text{low}})$$

* N_{high}

$$I_{cc(0H)} = N \bar{I}_B(\text{sat})$$

For maximum fan-out V_{out} must be the minimum voltage enough to saturate the driving gate transistor which is

$$V_{IH(\min)} = V_{IH}$$

$$I_{cc(0H)} = \frac{V_{cc} - V_{IH}}{1k}$$

$$\bar{I}_B(\text{sat}) = \frac{V_{IH} - V_{BE(\text{sat})}}{10k}$$

$$N = \frac{V_{cc} - V_{IH}}{V_{IH} - V_{BE(\text{sat})}} \left(\frac{10k}{1k} \right)$$

$$= \frac{5 - 2.2}{2.2 - 0.8} \left(\frac{10k}{1k} \right) = 20$$

* N_{low}




$$I_{IN} = \frac{V_{OL}}{20k} = \frac{0.2}{20k}$$

$$\bar{I}_N = 0.01 \text{ mA}$$

$$I_{out(\text{low})} = I_{cc} - I_{cc(\text{sat})}$$

$$I_{cc} = \frac{V_{cc} - V_{CE(\text{sat})}}{1k} = \frac{5 - 0.2}{1k} = 4.8 \text{ mA}$$

$$I_{cc(\text{sat})} = \sigma_{Pf} \bar{I}_B(\text{sat})$$



$$I_{B(sat)} = I_1 - I_2 = \frac{V_{IN} - V_{BE(sat)}}{10k} - \frac{V_{BE(sat)}}{10k} = \frac{5 - 0.8 \times 2}{10k}$$

$$I_{B(sat)} = 0.34 \text{ mA}$$

$$I_{CC(sat)} = 0.5 \times 80 \times 0.34 \text{ mA} = 13.6 \text{ mA}$$

$$I_{out(\text{low})} = 4.8 \text{ mA} - 13.6 \text{ mA} = -8.8 \text{ mA}$$

*But $I_{out(\text{low})}$ should never be negative & since it's negative the transistor is not in saturation mode & therefore the output low shouldn't be used to determine N_{max} . thus N_{max} depends only on output high


$$N_{max} = N_{high} = 20$$

\therefore The maximum fan-out is $N=20$

 $N=3$

$$P_D(\text{avg}) = \frac{P_{cc(0H)} + P_{cc(0L)}}{2} = \left(\frac{I_{cc(0H)} + I_{cc(0L)}}{2} \right) V_{cc}$$

$$I_{cc(0H)} = \frac{V_{cc} - V_{BE(sat)}}{1k + \frac{10k}{N}}$$





$$I_{cc(0H)} = \frac{5 - 0.8}{1k + \frac{10k}{3}} = 0.969 \text{ mA}$$

$$I_{cc(0L)} = \frac{V_{cc} - V_{ce(sat)}}{1k}$$

$$= \frac{5 - 0.2}{1k} = 4.8 \text{ mA}$$

$$P_D(\text{avg}) = \left(\frac{0.969 \text{ mA} + 4.8 \text{ mA}}{2} \right) (5)$$

 $P_D(\text{avg}) = 14.42 \text{ mW}$



الصادرات - ٤

مراجع و تambah :

ج. حامٰ العابدی
الجامعة الإسلامية - مکرہ